

Claim 2. (Amended) A computer provided with a memory according to claim 1, wherein said memory includes a plurality of blocks each of which is an erasable unit and includes a data area and a flag area, and said controller maps the data areas of the plurality of blocks to successive addresses.

But
32
Al.
Claim 3. (Amended) A computer provided with a memory and having a self-programming function of rewriting a program stored in said memory, comprising:
a rewrite program area for storing a program for a rewriting processing procedure for said memory;
rewriting means for forming a plurality of flag areas locally in said memory when the rewriting program is written into said memory; and
a controller for performing determination of completion of one or more stages of rewriting processing and recording results of the determination into the respective flag areas through said rewriting means.

Claim 4. (Amended) A computer provided with a memory and having a self-programming function of rewriting a program stored in said memory, comprising:
a rewrite program area for storing a program for a rewriting processing procedure for said memory;
rewriting means for forming a plurality of flag areas locally in said memory when the rewriting program is written into said memory;

a controller for performing determination of completion of one or more stages of rewriting processing and recording results of the determination into the respective flag areas through said rewriting means; and

flag state notification means for comparing, when power supply is made available after the rewriting is completed, values read out from said flag areas with expected values for said flag areas stored in advance and notifying said controller of results of the comparison.

A1
Claim 5. (Amended) A computer provided with a memory according to claim 3, wherein said memory includes a plurality of blocks each of which is an erasable unit and includes a data area and a flag area, and said rewriting means maps the data areas of the plurality of blocks to successive addresses.

Claim 6. (Amended) A computer provided with a memory according to claim 4, wherein said memory includes a plurality of blocks each of which is an erasable unit and includes a data area and a flag area, and said rewriting means maps the data areas of the plurality of blocks to successive addresses.

Sub B3
Claim 7. (Amended) A method of storing a program into a memory of a computer provided with said memory and having a self-programming function of rewriting the program stored in said memory, wherein

a plurality of flag areas are formed locally in said memory when a rewriting program is written into said memory, and determination of completion of one or more stages of rewriting

U.S. APPLICATION NO. 09/401,293
AMENDMENT UNDER 37 C.F.R. § 1.111

A1 processing is performed, whereafter results of the determination are recorded into the respective flag areas.

Please add the following new claims:

Claim 8. (New) A computer provided with a memory according to claim 1, wherein the controller further determines if the rewriting processing was performed without interruption by comparing a value read from a flag area to an expected flag value.

A2 Claim 9. (New) A computer provided with a memory according to claim 8, whereby if the controller determines that the rewriting processing was interrupted, resuming the rewriting processing at the stage at which the rewriting processing was interrupted.

Claim 10. (New) A computer provided with a memory according to claim 1, whereby said recording results of the determination into the respective flag areas comprises updating a flag value after each stage of the rewriting processing is completed.

Claim 11. (New) A computer provided with a memory according to claim 10, wherein a rewriting start flag value is the first flag value to be updated.

Claim 12. (New) A computer provided with a memory according to claim 1, wherein said memory is a flash memory.

U.S. APPLICATION NO. 09/401,293
AMENDMENT UNDER 37 C.F.R. § 1.111

Claim 13. (New) A computer provided with a memory according to claim 2, wherein said memory is a flash memory.

Claim 14. (New) A computer provided with a memory according to claim 3, wherein the controller further determines if the rewriting processing was performed without interruption by comparing a value read from a flag area to an expected flag value.

A2
Claim 15. (New) A computer provided with a memory according to claim 14, whereby if the controller determines that the rewriting processing was interrupted, resuming the rewriting processing at the stage at which the rewriting processing was interrupted.

Claim 16. (New) A computer provided with a memory according to claim 3, whereby said recording results of the determination into the respective flag areas comprises updating a flag value after each stage of the rewriting processing is completed.

Claim 17. (New) A computer provided with a memory according to claim 16, wherein a rewriting start flag value is the first flag value to be updated.

Claim 18. (New) A computer provided with a memory according to claim 3, wherein said memory is a flash memory.

U.S. APPLICATION NO. 09/401,293
AMENDMENT UNDER 37 C.F.R. § 1.111

Claim 19. (New) A computer provided with a memory according to claim 4, wherein the controller determines if the rewriting processing was performed without interruption based on the results of the flag state notification means.

Claim 20. (New) A computer provided with a memory according to claim 4, whereby if the controller determines that the rewriting processing was interrupted, resuming the rewriting processing at the stage at which the rewriting processing was interrupted.

A2
Claim 21. (New) A computer provided with a memory according to claim 4, whereby said recording results of the determination into the respective flag areas comprises updating a flag value after each stage of the rewriting processing is completed.

Claim 22. (New) A computer provided with a memory according to claim 21, wherein a rewriting start flag value is the first flag value to be updated.

Claim 23. (New) A computer provided with a memory according to claim 4, wherein said memory is a flash memory.

Claim 24. (New) A computer provided with a memory according to claim 5, wherein said memory is a flash memory.

U.S. APPLICATION NO. 09/401,293
AMENDMENT UNDER 37 C.F.R. § 1.111

~~Claim 25. (New) A computer provided with a memory according to claim 6, wherein said memory is a flash memory.~~

~~Claim 26. (New) A method of storing a program into a memory of a computer according to claim 7, wherein the method further determines if the rewriting processing was performed without interruption by comparing a value read from a flag area to an expected flag value.~~

A2 ~~Claim 27. (New) A method of storing a program into a memory of a computer according to claim 26, whereby if the controller determines that the rewriting processing was interrupted, resuming the rewriting processing at the stage at which the rewriting processing was interrupted.~~

~~Claim 28. (New) A method of storing a program into a memory of a computer according to claim 7, whereby said recording results of the determination into the respective flag areas comprises updating a flag value after each stage of the rewriting processing is completed.~~

~~Claim 29. (New) A method of storing a program into a memory of a computer according to claim 28, wherein a rewriting start flag value is the first flag value to be updated.~~